



Smarter and Resilient Societies

co-located with



16-17 November 2015 Metro Manila, Philippines



### Proceedings of the 8<sup>th</sup> AUN/SEED-Net RCEEE 2015 and 11<sup>th</sup> ERDT Conference on Semiconductor and Electronics, Information and Communications Technology, and Energy

Editors: Dr. Joel Joseph S. Marciano Jr. Dr. Jhoanna Rhodette I. Pedrasa Dr. Rhandley D. Cajote

© Copyright 2015 by the Electrical and Electronics Engineering Institute, College of Engineering, University of the Philippines Diliman, Engineering Research and Development for Technology, and ASEAN University Network/Southeast Asia Engineering Education Development Network (AUN/SEED-Net).

All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form without the consent of the editors of the Proceedings of the 8<sup>th</sup> AUN/SEED-Net RCEEE 2015 and 11<sup>th</sup> ERDT Conference on Semiconductor and Electronics, Information and Communications Technology, and Energy.

ISBN: 978-616-406-075-3

Published by: ASEAN University Network / Southeast Asia Engineering Education Development Network (AUN/SEED-Net) JICA Project Faculty of Engineering, Bldg. 2 Chulalongkorn University, Bangkok Thailand 10330

Printed in the Philippines by: ERZALAN PRINTING PRESS 45 Cotabato Street, Luzviminda Village, Batasan Hills, Quezon City, Philippines

## 8<sup>th</sup> AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering 2015

co-located with

### **11th ERDT Conference**

on Semiconductor and Electronics, Information and Communications Technology, and Energy

# Envision, Enable and Empower Smarter and Resilient Societies

Published by: ASEAN University Network / Southeast Asia Engineering Education Development Network (AUN/SEED-Net) in partnership with Engineering Research and Development for Technology (ERDT) and University of the Philippines Diliman.

© Copyright 2015

No part of this publication may be reproduced without the consent of the editors of the Proceedings of the 8<sup>th</sup> AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering 2015 and 11<sup>th</sup> ERDT Conference on Semiconductor and Electronics, Information and Communications Technology, and Energy. ISBN: 978-616-406-075-3

# DESIGN, FABRICATION AND PERFORMANCE EVALUATION OF A POTATO GRADER FOR VILLAGE-LEVEL OPERATIONS PROTOTYPE I

M. Valentin<sup>1\*</sup> and E. Villota<sup>2</sup>

<sup>1</sup>College of Engineering and Applied Technology, Department of Agricultural Engineering Benguet State University, PHILIPPINES. <sup>2</sup>College of Engineering, Department of Agricultural Engineering Central Luzon State University, PHILIPPINES. \*E-mail: m valentin14@yahoo.com

#### ABSTRACT

Marketing of potato harvest especially in the arena of global trade requires quality standard as pre requisite to command a premium. A basic value adding operation to harvested potato tubers is grading them into homogenous cluster with reference to several characteristics, either by size, color, weight or other preferences. Such operation offers increased quality of the harvest and promotes ease of handling, marketing and enable storage. In the potato processing industry, uniformly sized tubers contribute to an improved efficiency of the processing line. Meanwhile, planting efficiency of a potato planter is also associated with the uniformity of size of the planting tubers.

This study deals with the development of a mechanical potato grader suited under village level operations that will provide a cheap and quality approach of grading marketable potato tubers by size. The grader operates on the principle of rotating spiral, grading unit, with increasing gaps starting from the inlet. Tubers with minor diameter smaller than the gaps of the spiral pass through to the collection tray provided under the grading unit. The fabricated potato grader is presented in Figure 1.

Machine parameters during the evaluation include speed of the grading unit in RPM, inclination of the grading unit in degrees, and feed rate expressed in kg/min. While the dependent variables, response variables, are the grading system efficiency (GSE), capacity (C), percentage of damage tubers, and power consumption in W-hr. The grader was evaluated on potato tubers taking note the influence of the machine parameters to the performance of the grader. Careful analysis of data show that optimum set-up of the grader is at 15 RPM speed of the grading unit, inclination of 10 degrees and feed rate of 30 kg/min. giving a system efficiency of 94.5%, less damaged tubers of 1.85% and low power consumption of 18.1 W-hr.

The cost of the grader is P37, 000.00 with a break-even quantity of 28 tons of tubers/year. The capacity of the device can be improved by considering a larger dimension of the grading unit.



Figure 1. Fabricated potato grader

Keywords: laborious, manual grading, potato grader, premium price, village-level

### Acknowledgment

The researcher wish to acknowledge the Engineering Research and Development for Technology of the Department of Science and Technology (ERDT-DOST) for the financial support during the course of the study through Dr. Ireneo C. Agulto, Dean ERDT project leader of the College of Engineering, Central Luzon State University, Engr. Editha D. Carlos, Dean of the College of Engineering and Applied Technology, Benguet State University (BSU-CAET) and Dr. John James F. Malamug, Research and Extension Coordinator and BSU-CEAT demo farm manager for the use of facility during the conduct of the study.

### References

[1] C. H. Clark, U.S. Patent 1 589 367, June 22, 1926. Potato Grader.

[2] D. Londhe, S. Nalawade, G. Pawar, V. Atkari, and S. Wandkar, "Grader: A Review of Different Methods of Grading for Fruits and Vegetables", *Agric Eng Int: CIGR Journal.* vol. 15, no.3, 2013.

[3] F. Pedrischi, D. Mery and T. Marique, "Grading of potatoes", SUN CH013.tex. 18(20), pp. 305-318, 2007

[4] J. E. Paulson, U.S. Patent 1 828 066, Oct. 20, 1931. Potato Grader.

[5] G. P. Butler, and K. Manrique, "Mechanization of Potato Grading on Small-Scale Farms: A case study from Peru", *International Potato Center (CIP), Apartado 1558, Limaa12, Peru.* 2004.

[6] M. Ashraf, "Design, Development and Performance Evaluation of Fruit and Vegetable Grader", PhD. dissertation, Dept. of Agri. Eng., University of Agriculture, Faisalabad, Pakistan, 2007.

[7] M. Ashraf, M. Shafi Sabir, M. Ahmad and M. Yasin. "Design, Fabrication and Performance Evaluation of Fruit and Vegetable Grader", *Pak. J. Agri. Sci.*, vol. 44, no. 4, pp. 704-713, 2007.

[8] M. B. Tabor, U.S. Patent 1 458 085, June 5, 1923. Potato Grader.

[9] R. G. Maghirang, G. S. Rodulfo and B. Kebasen. 2009. Potato Poroduction Guide. Info. Bull. No. 272/2009. College of Agriculture, University of the Philippines, Los Baños (UPLB) College 4031, Laguna.